3.3V/2.5V 1:9 LVCMOS Clock Fanout Buffer

The MPC9447 is a 3.3V or 2.5V compatible, 1:9 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 350 MHz and output skews less than 150 ps, the device meets the needs of most demanding clock applications.

Features

- 9 LVCMOS Compatible Clock Outputs
- 2 Selectable, LVCMOS Compatible Inputs
- Maximum Clock Frequency of 350 MHz
- Maximum Clock Skew of 150 ps
- Synchronous Output Stop in Logic Low State Eliminates Output Runt Pulses
- High-Impedance Output Control
- 3.3V or 2.5V Power Supply
- Drives up to 18 Series Terminated Clock Lines
- Ambient Temperature Range -40°C to +85°C
- 32 Lead LQFP Packaging
- Supports Clock Distribution in Networking, Telecommunications, and Computer Applications
- Pin and Function Compatible to MPC947

Functional Description

MPC9447 is specifically designed to distribute LVCMOS compatible clock signals up to a frequency of 350 MHz. Each output provides a precise copy of the input signal with a near zero skew. The outputs buffers support driving of 50Ω terminated transmission lines on the incident edge: each is capable of driving either one parallel terminated or two series terminated transmission lines.

Two selectable independent LVCMOS compatible clock inputs are available, providing support of redundant clock source systems. The MPC9447 CLK_STOP control is synchronous to the falling edge of the input clock. It allows the start and stop of the output clock signal only in a logic low state, thus eliminating potential output runt pulses. Applying the OE control will force the outputs into high–impedance mode.

All inputs have an internal pull–up or pull–down resistor preventing unused and open inputs from floating. The device supports a 2.5V or 3.3V power supply and an ambient temperature range of –40°C to +85°C. The MPC9447 is pin and function compatible but performance–enhanced to the MPC947.



LOW VOLTAGE 3.3 V/2.5 V LVCMOS 1:9 CLOCK FANOUT BUFFER








Figure 1. Logic Diagram

Figure 2. 32-Lead Pinout (Top View)

Table 1. Function Table

Control	Default	0	1
CLK_SEL	1	CLK0 input selected	CLK1 input selected
OE	1	Outputs disabled (high-impedance state) ^a	Outputs enabled
CLK_STOP	1	Outputs synchronously stopped in logic low state	Outputs active

a. OE = 0 will high-impedance tristate all outputs independent on CLK_STOP

Table 2. Pin Configuration

Pin	I/O	Туре	Function
CCLK0	Input	LVCMOS	Clock signal input
CCLK1	Input	LVCMOS	Alternative clock signal input
CLK_SEL	Input	LVCMOS	Clock input select
CLK_STOP	Input	LVCMOS	Clock output enable/disable
OE	Input	LVCMOS	Output enable/disable (high-impedance tristate)
Q0–8	Output	LVCMOS	Clock outputs
GND	Supply	Ground	Negative power supply (GND)
V _{CC}	Supply	VCC	Positive power supply for I/O and core. All V_{CC} pins must be connected to the positive power supply for correct operation

Table 3. General Specifications

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
VTT	Output termination voltage		V _{CC} ÷ 2		V	
MM	ESD protection (Machine model)	200			V	
HBM	ESD protection (Human body model)	2000			V	
LU	Latch-up immunity	200			mA	
C _{PD}	Power dissipation capacitance		10		pF	Per output
CIN	Input capacitance		4.0		pF	Inputs

Table 4. Absolute Maximum Ratings^a

Symbol	Characteristics	Min	Max	Unit	Condition
Vcc	Supply Voltage	-0.3	3.6	V	
VIN	DC Input Voltage	-0.3	V _{CC} + 0.3	V	
VOUT	DC Output Voltage	-0.3	V _{CC} + 0.3	V	
I _{IN}	DC Input Current		±20	mA	
IOUT	DC Output Current		±50	mA	
ΤS	Storage temperature	-65	125	°C	

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 5. DC Characteristics (V_{CC} = $3.3V \pm 5\%$, T_A = 40° C to + 85° C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input High Voltage	2.0		V _{CC} + 0.3	V	LVCMOS
VIL	Input Low Voltage	-0.3		0.8	V	LVCMOS
Vон	Output High Voltage	2.4			V	I _{OH} = -24 mA ^a
VOL	Output Low Voltage			0.55 0.30	V V	I _{OL} = 24 mA I _{OL} = 12 mA
ZOUT	Output Impedance		17		Ω	
I _{IN}	Input Current ^b			±300	μΑ	$V_{IN} = V_{CC}$ or GND
ICCQ	Maximum Quiescent Supply Current ^C			2.0	mA	All V_{CC} Pins

a. The MPC9447 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines (for V_{CC}=3.3V).

b. Inputs have pull-down or pull-up resistors affecting the input current.

c. ICCQ is the DC current consumption of the device with all outputs open and the input in its default state or open.

Table 6. AC Characteristics (V_{CC} = $3.3V \pm 5\%$, T_A = -40° C to $+85^{\circ}$ C)^a

Symbol	5Characteristics	Min	Тур	Max	Unit	Condition
fref	Input Frequency	0		350	MHz	
fmax	Output Frequency	0		350	MHz	
^f P,REF	Reference Input Pulse Width	1.4			ns	
t _r , t _f	CCLK0, CCLK1 Input Rise/Fall Time			1.0 ^b	ns	0.8 to 2.0V
^t PLH/HL	Propagation Delay CCLK0 or CCLK1 to any Q	1.3		3.3	ns	
^t PLZ, HZ	Output Disable Time			11	ns	
^t PZL, ZH	Output Enable Time			11	ns	
ts	Setup Time CCLK0 or CCLK1 to CLK_STOPC	0.0			ns	
tH	Hold Time CCLK0 or CCLK1 to CLK_STOPC	1.0			ns	
^t sk(O)	Output-to-Output Skew			150	ps	
^t sk(PP)	Device-to-Device Skew			2.0	ns	
^t SK(P) DC _Q	Output Pulse Skew ^d Output Duty Cycle f _Q <170 MHz	45	50	300 55	ps %	DC _{REF} = 50%
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4V
^t JIT(CC)	Cycle-to-cycle jitter RMS (1 σ)		TBD		ps	

a. AC characteristics apply for parallel output termination of 50Ω to V_{TT}.

b. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.

c. Setup and hold times are referenced to the falling edge of the selected clock signal input.

d. Output pulse skew is the absolute difference of the propagation delay times: $|t_{PLH} - t_{PHL}|$.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input High Voltage	1.7		V _{CC} + 0.3	V	LVCMOS
VIL	Input Low Voltage	-0.3		0.7	V	LVCMOS
Vон	Output High Voltage	1.8			V	I _{OH} =-15 mA ^a
VOL	Output Low Voltage			0.6	V	I _{OL} = 15 mA
ZOUT	Output Impedance		19		Ω	
IIN	Input Current ^b			±300	μΑ	$V_{IN} = V_{CC} \text{ or } GND$
ICCQ	Maximum Quiescent Supply Current ^C			2.0	mA	All V _{CC} Pins

Table 7. DC Characteristics (V_{CC} = 2.5V \pm 5%, T_A = -40°C to +85°C)

 a. The MPC9447 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives one 50Ω series terminated transmission lines per output (V_{CC}=2.5V).

b. Inputs have pull-down or pull-up resistors affecting the input current.

c. ICCQ is the DC current consumption of the device with all outputs open and the input in its default state or open.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
fref	Input Frequency	0		350	MHz	
fmax	Output frequency	0		350	MHz	
^f P,REF	Reference Input Pulse Width	1.4			ns	
t _r , t _f	CCLK0, CCLK1 Input Rise/Fall Time			1.0 ^b	ns	0.7 to 1.7V
^t PLH/HL	Propagation Delay CCLK0 or CCLK1 to any Q	1.7		4.4	ns	
^t PLZ, HZ	Output Disable Time			11	ns	
^t PZL, ZH	Output Enable Time			11	ns	
tS	Setup Time CCLK0 or CCLK1 to CLK_STOPC	0.0			ns	
tH	Hold Time CCLK0 or CCLK1 to CLK_STOP ^C	1.0			ns	
^t sk(O)	Output-to-Output Skew			150	ps	
^t sk(PP)	Device-to-Device Skew			2.7	ns	
^t SK(P)	Ouput Pulse Skew ^d			200	ps	
DCQ	Output Duty Cycle f _Q <350 MHz	45	50	55	%	$DC_{REF} = 50\%$
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.6 to 1.8V
tJIT(CC)	Cycle-to-cycle jitter RMS (1 σ)		TBD		ps	

Table 8. AC Characteristics (V_{CC} = 2.5V \pm 5%, T_A = -40°C to +85°C)^a


a. AC characteristics apply for parallel output termination of 50Ω to V_{TT}.

b. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.

c. Setup and hold times are referenced to the falling edge of the selected clock signal input.

d. Output pulse skew is the absolute difference of the propagation delay times: | tpLH - tpHL |

APPLICATION INFORMATION



Driving Transmission Lines

The MPC9447 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of 17Ω (V_{CC}=3.3V), the outputs can drive either parallel or series terminated transmission lines. For more information on transmission lines, the reader is referred to Motorola application note AN1091. In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to V_{CC}+2.




Figure 4. Single versus Dual Transmission Lines

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9447 clock driver. For the series terminated case, however, there is no DC current draw; thus, the outputs can drive multiple series terminated lines. Figure 4 "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC9447 clock driver is effectively doubled due to its capability to drive multiple lines at V_{CC}=3.3V.




Figure 5. Single versus Dual Line Termination Waveforms

The waveform plots in Figure 5 "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the MPC9447 output buffer is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9447. The output waveform in Figure 5 "Single versus Dual Line Termination Waveforms" shows a step in the waveform; this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 33Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$V_{L} = V_{S} (Z_{0} \div (R_{S}+R_{0}+Z_{0}))$$

$$Z_{0} = 50\Omega || 50\Omega$$

$$R_{S} = 33\Omega || 33\Omega$$

$$R_{0} = 17\Omega$$

$$V_{L} = 3.0 (25 \div (16.5+17+25))$$

$$= 1.28V$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.5V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).

Since this step is well above the threshold region it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 6 "Optimized Dual Line Termination" should be used. In this case, the series terminating resistors

are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.





Figure 6. Optimized Dual Line Termination



The Following Figures Illustrate the Measurement Reference for the MPC9447 Clock Driver Circuit

Figure 7. CCLK MPC9447 AC Test Reference for V_{CC} = 3.3V and V_{CC} = 2.5V






Figure 8. Propagation Delay (tpp) Test Reference




The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 9. Output-to-Output Skew tSK(LH, HL)



The time from the output controlled edge to the non-controlled edge, divided by the time between output controlled edges, expressed as a percentage

Figure 11. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs








Figure 10. Output Pulse Skew (tSK(P)) Test Reference




Figure 12. Output Transition Time Test Reference





Figure 14. Setup and Hold Time (ts, tH) Test Reference





NOTES

NOTES

NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employee. MOTOROLA and the Diogo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2002.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/

